

### General Description


These P-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

BVDSS	RDSON	ID
-40V	68mΩ	-2.9A

### Features

- -40V, -2.9A,  $R_{DS(ON)} = 68m\Omega @ V_{GS} = -10V$
- Fast switching
- Green Device Available
- Suit for -4.5V Gate Drive Applications

### SOT23-3S Pin Configuration



### Applications

- POL Applications
- Load Switch
- LED Application

### Absolute Maximum Ratings $T_C=25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	-40	V
$V_{GS}$	Gate-Source Voltage	$\pm 20$	V
$I_D$	Drain Current – Continuous ( $T_A=25^\circ\text{C}$ )	-2.9	A
	Drain Current – Continuous ( $T_A=100^\circ\text{C}$ )	-2.32	A
$I_{DM}$	Drain Current – Pulsed <sup>1</sup>	-11.6	A
$P_D$	Power Dissipation ( $T_A=25^\circ\text{C}$ )	1	W
	Power Dissipation – Derate above $25^\circ\text{C}$	8	mW/ $^\circ\text{C}$
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ\text{C}$

### Thermal Characteristics

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction to Ambient	---	125	$^\circ\text{C}/\text{W}$

**Electrical Characteristics (T<sub>J</sub>=25 °C, unless otherwise noted)**
**Off Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =-250uA	-40	---	---	V
I <sub>DSS</sub>	Drain-Source Leakage Current	V <sub>DS</sub> =-40V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	---	---	-1	uA
		V <sub>DS</sub> =-32V, V <sub>GS</sub> =0V, T <sub>J</sub> =125°C	---	---	-10	uA
I <sub>GSS</sub>	Gate-Source Leakage Current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	---	---	±100	nA

**On Characteristics**

R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =-10V, I <sub>D</sub> =-2A	---	55	68	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-1A	---	75	100	mΩ
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =-250uA	-1.0	-1.65	-2.5	V
g <sub>fs</sub>	Forward Transconductance	V <sub>DS</sub> =-10V, I <sub>D</sub> =-1A	---	3	---	S

**Dynamic and switching Characteristics**


Q <sub>g</sub>	Total Gate Charge <sup>2,3</sup>	V <sub>DS</sub> =-32V, V <sub>GS</sub> =-10V, I <sub>D</sub> =-2A	---	6.4	13	nC
Q <sub>gs</sub>	Gate-Source Charge <sup>2,3</sup>		---	0.5	2	
Q <sub>gd</sub>	Gate-Drain Charge <sup>2,3</sup>		---	2.7	6	
T <sub>d(on)</sub>	Turn-On Delay Time <sup>2,3</sup>	V <sub>DD</sub> =-20V, V <sub>GS</sub> =-10V, R <sub>G</sub> =6Ω I <sub>D</sub> =-1A	---	12	24	ns
T <sub>r</sub>	Rise Time <sup>2,3</sup>		---	9	20	
T <sub>d(off)</sub>	Turn-Off Delay Time <sup>2,3</sup>		---	45	90	
T <sub>f</sub>	Fall Time <sup>2,3</sup>		---	5	10	
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =-25V, V <sub>GS</sub> =0V, F=1MHz	---	600	1200	pF
C <sub>oss</sub>	Output Capacitance		---	60	120	
C <sub>rss</sub>	Reverse Transfer Capacitance		---	43	80	

**Drain-Source Diode Characteristics and Maximum Ratings**


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I <sub>S</sub>	Continuous Source Current	V <sub>G</sub> =V <sub>D</sub> =0V, Force Current	---	---	-2.9	A
I <sub>SM</sub>	Pulsed Source Current		---	---	-5.8	A
V <sub>SD</sub>	Diode Forward Voltage	V <sub>GS</sub> =0V, I <sub>S</sub> =-1A, T <sub>J</sub> =25°C	---	---	-1	V

Note :


1. Repetitive Rating : Pulsed width limited by maximum junction temperature.
2. The data tested by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%.
3. Essentially independent of operating temperature.




**Fig.1 Continuous Drain Current vs. T<sub>J</sub>**




**Fig.2 Normalized R<sub>DS(on)</sub> vs. T<sub>J</sub>**




**Fig.3 Normalized V<sub>th</sub> vs. T<sub>J</sub>**




**Fig.4 Gate Charge Waveform**




**Fig.5 Normalized Transient Impedance**



**Fig.6 Maximum Safe Operation Area**



**Fig.7 Switching Time Waveform**



**Fig.8 Gate Charge Waveform**

